Image Processing Units on Ultra-low-cost Embedded Hardware: Algorithmic Optimizations for Real-time Performance
1
TUMCreate, Singapore, Singapore
|
Publication type: Journal Article
Publication date: 2017-08-01
scimago Q2
wos Q3
SJR: 0.489
CiteScore: 5.6
Impact factor: 1.8
ISSN: 19398018, 19398115
Hardware and Architecture
Information Systems
Control and Systems Engineering
Theoretical Computer Science
Signal Processing
Modeling and Simulation
Abstract
The design and development of image processing units (IPUs) has traditionally involved trade-offs between cost, real-time properties, portability, and ease of programming. A standard PC can be turned into an IPU relatively easily with the help of readily available computer vision libraries, but the end result will not be portable, and may be costly. Similarly, one can use field programmable gate arrays (FPGAs) as the base for an IPU, but they are expensive and require hardware-level programming. Finally, general purpose embedded hardware tends to be under-powered and difficult to develop for due to poor support for running advanced software. In recent years a new option has surfaced: single-board computers (SBCs). These generally inexpensive embedded devices would be attractive as a platform on which to develop IPUs due to their inherent portability and good compatibility with existing computer vision (CV) software. However, whether their performance is sufficient for real-time image processing has thus far remained an open question. Most SBCs (especially the ultra-low-cost ones which we target) do not offer CUDA/OpenCL support which makes it difficult to port GPU-based CV applications. In order to utilize the full power of the SBCs, their GPUs need to be used. In our attempts at doing this, we have observed that the CV algorithms which an IPU uses have to be re-designed according to the OpenGL support available on these devices. This work presents a framework where a selection of CV algorithms have been designed in a way that they optimize performance on SBCs while still maintaining portability across devices which offer OpenGL ES 2.0 support. Furthermore, this paper demonstrates an IPU based on a representative SBC (namely the Raspberry Pi) along with two CV applications backed by it. The robustness of the applications as well as the performance of the IPU are evaluated to show that SPCs can be used to build IPUs capable of producing accurate data in real time. This opens the possibilities of large scale economically deployment of vision system especially in remote and barren lands. Finally, the software developed as a part of this work has been released open source.
Found
Nothing found, try to update filter.
Found
Nothing found, try to update filter.
Top-30
Journals
|
1
|
|
|
IEEE Access
1 publication, 25%
|
|
|
Artificial Intelligence in Data and Big Data Processing
1 publication, 25%
|
|
|
Journal of Microwaves, Optoelectronics and Electromagnetic Applications
1 publication, 25%
|
|
|
Remote Sensing
1 publication, 25%
|
|
|
1
|
Publishers
|
1
|
|
|
Institute of Electrical and Electronics Engineers (IEEE)
1 publication, 25%
|
|
|
Springer Nature
1 publication, 25%
|
|
|
Brazilian Microwave and Optoelectronics Society
1 publication, 25%
|
|
|
MDPI
1 publication, 25%
|
|
|
1
|
- We do not take into account publications without a DOI.
- Statistics recalculated weekly.
Are you a researcher?
Create a profile to get free access to personal recommendations for colleagues and new articles.
Metrics
4
Total citations:
4
Citations from 2024:
1
(25%)
Cite this
GOST |
RIS |
BibTex |
MLA
Cite this
GOST
Copy
Nair S. et al. Image Processing Units on Ultra-low-cost Embedded Hardware: Algorithmic Optimizations for Real-time Performance // Journal of Signal Processing Systems. 2017. Vol. 90. No. 6. pp. 913-929.
GOST all authors (up to 50)
Copy
Nair S., Somani N., Grunau A., Dean Leon E., Knoll A. Image Processing Units on Ultra-low-cost Embedded Hardware: Algorithmic Optimizations for Real-time Performance // Journal of Signal Processing Systems. 2017. Vol. 90. No. 6. pp. 913-929.
Cite this
RIS
Copy
TY - JOUR
DO - 10.1007/s11265-017-1267-1
UR - https://doi.org/10.1007/s11265-017-1267-1
TI - Image Processing Units on Ultra-low-cost Embedded Hardware: Algorithmic Optimizations for Real-time Performance
T2 - Journal of Signal Processing Systems
AU - Nair, Suraj
AU - Somani, Nikhil
AU - Grunau, Artur
AU - Dean Leon, Emmanuel
AU - Knoll, Alois
PY - 2017
DA - 2017/08/01
PB - Springer Nature
SP - 913-929
IS - 6
VL - 90
SN - 1939-8018
SN - 1939-8115
ER -
Cite this
BibTex (up to 50 authors)
Copy
@article{2017_Nair,
author = {Suraj Nair and Nikhil Somani and Artur Grunau and Emmanuel Dean Leon and Alois Knoll},
title = {Image Processing Units on Ultra-low-cost Embedded Hardware: Algorithmic Optimizations for Real-time Performance},
journal = {Journal of Signal Processing Systems},
year = {2017},
volume = {90},
publisher = {Springer Nature},
month = {aug},
url = {https://doi.org/10.1007/s11265-017-1267-1},
number = {6},
pages = {913--929},
doi = {10.1007/s11265-017-1267-1}
}
Cite this
MLA
Copy
Nair, Suraj, et al. “Image Processing Units on Ultra-low-cost Embedded Hardware: Algorithmic Optimizations for Real-time Performance.” Journal of Signal Processing Systems, vol. 90, no. 6, Aug. 2017, pp. 913-929. https://doi.org/10.1007/s11265-017-1267-1.