An Energy Efficiency Feature Survey of the Intel Haswell Processor
Daniel Hackenberg
1
,
Robert Schone
1
,
Thomas Ilsche
1
,
Daniel Molka
1
,
Joseph Schuchart
1
,
R. Geyer
1
1
Center for Inf. Services & High Performance Comput. (ZIH), Tech. Univ. Dresden, Dresden, Germany
|
Publication type: Proceedings Article
Publication date: 2015-05-01
Abstract
The recently introduced Intel Xeon E5-1600 v3 and E5-2600 v3 series processors -- codenamed Haswell-EP -- implement major changes compared to their predecessors. Among these changes are integrated voltage regulators that enable individual voltages and frequencies for every core. In this paper we analyze a number of consequences of this development that are of utmost importance for energy efficiency optimization strategies such as dynamic voltage and frequency scaling (DVFS) and dynamic concurrency throttling (DCT). This includes the enhanced RAPL implementation and its improved accuracy as it moves from modeling to actual measurement. Another fundamental change is that every clock speed above AVX frequency -- including nominal frequency -- is opportunistic and unreliable, which vastly decreases performance predictability with potential effects on scalability. Moreover, we characterize significantly changed p-state transition behavior, and determine crucial memory performance data.
Found
Are you a researcher?
Create a profile to get free access to personal recommendations for colleagues and new articles.