Latchup in bulk FinFET technology

C.-T. Dai 1, 2, 3
S. H. Chen 4
D. Linten 4
M. Scholz 4
R Boschke 1, 2
J Karp 5
Michael J Hart 5
Ming-Dou Ker 6
A. Mocuta 4
Naoto Horiguchi 4
Show full list: 12 authors
Publication typeProceedings Article
Publication date2017-04-01
Abstract
Latchup (LU) had been considered to be less important in advanced CMOS technologies. However, I/O interface and analog applications can still operate at high voltage (e.g., 1.8V or 3.3V) in sub-20nm bulk FinFET technologies. LU threats are never eliminated and the sensitivity towards LU is increased in bulk FinFET technology.

Top-30

Journals

1
2
3
1
2
3

Publishers

2
4
6
8
10
12
14
2
4
6
8
10
12
14
  • We do not take into account publications without a DOI.
  • Statistics recalculated only for publications connected to researchers, organizations and labs registered on the platform.
  • Statistics recalculated weekly.

Are you a researcher?

Create a profile to get free access to personal recommendations for colleagues and new articles.
Found error?